



10-11-01

03 CO

Attorney Docket No. SRC012
Client/Matter No. 80404.0015
Express Mail No. EL910769512US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton

Serial No. 09/932,330

Filed: August 17, 2001

For: SWITCH/NETWORK ADAPTER PORT FOR
CLUSTERED COMPUTERS EMPLOYING A CHAIN OF
MULTI-ADAPTIVE PROCESSORS IN A DUAL IN-LINE
MEMORY MODULE FORMAT

Group Art Unit: 2154

Examiner:

CERTIFICATE OF MAILING BY EXPRESS MAIL

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:


The undersigned hereby certifies that the following documents:

1. Response to Notice to File Corrected Application Papers;
2. Copy of Notice to File Corrected Application Papers;
3. 5 Sheets of drawings;
4. Information Disclosure Statement and Form PTO-1449, photocopy of one reference;
5. Certificate of Mailing By Express Mail; and
6. Return postcard;

relating to the above application, were deposited as "Express Mail", Mailing Label
No. EL910769512US with the United States Postal Service, addressed to Assistant Commissioner
for Patents, Washington, D.C., 20231, 9 Oct, 2001.

9 October 2001
Date

09 October 2001
Date

Mailer 

William J. Kubida, Reg. No. 29,664
HOGAN & HARTSON LLP
One Tabor Center
1200 17th Street, Suite 1500
Denver, Colorado 80202
(719) 448-5909 Tel
(303) 899-7333 Fax



4

Attorney Docket No. SRC0012
Client Matter No. 80404.0004.002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. HUPPENTHAL, et al.

Serial No. 09/932,330

Filed: August 17, 2001

For: MULTIPROCESSOR COMPUTER
ARCHITECTURE INCORPORATING A
PLURALITY OF MEMORY ALGORITHM
PROCESSORS IN THE MEMORY SUBSYSTEM

Art Unit: 2154

Examiner:

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Pursuant to 37 C.F.R. § 1.97, the Examiner may wish to consider the references listed on the attached PTO Form 1449. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application. The Examiner is encouraged to make his or her own determination of materiality.


All but one reference was cited or provided in U.S. Serial No. 09/755,744 from which priority under 35 U.S.C. § 120 is claimed. Pursuant to 37 C.F.R. § 1.98, copies of the previously cited references are not provided. The newly listed reference is provided with this submission.

This IDS is filed prior to the first office action in the present case.
Accordingly, no fee is believed due.

Respectfully submitted,

09 October 2001

William J. Kubida, Reg. No. 29,664
Hogan & Hartson LLP
1200 17th Street, Suite 1200
Denver, CO 80202
Telephone: (719) 448-5909
Facsimile: (303) 899-7333

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE
(Modified) PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. SRC0012

SERIAL NO. 09/932,330

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT

APPLICANT: Jon M. HUPPENTHAL, et al.

(Use several sheets if necessary)

FILING DATE: August 17, 2001

GROUP 2154

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		PATENT NUMBER	ISSUE DATE	PATENTEE	CLASS	SUBCLAS S	FILING DATE IF APPROPRIATE
		5,230,057	07/20/93	Shido, et al.			
		5,892,962	04/06/99	Cloutier			

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION

		DOCUMENT NUMBER	PUBLISH DATE	COUNTRY	CLASS	SUBCLAS S	TRANSLATION	
							YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

		AGARWAL, A., et al., "The Raw Compiler Project", pages 1-12, http://cag-www.lcs.mit.edu/raw , Proceedings of the Second SUIF Compiler Workshop, Augs. 21-23, 1997.
		ALBAHARNA, OSAMA, et al., "On the viability of FPGA-based integrated coprocessors", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 206-215.
		AMERSON, RICK, et al., "Teramac---Configurable Custom Computing", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 32-38.
		BARTHEL, DOMINIQUE August 25-26, 1997, "PVP a Parallel Video coProcessor", Hot Chips IX, Pages 203-210.
		BERTIN, PATRICE, et al., "Programmable active memories: a performance assessment", © 1993 Massachusetts Institute of Technology, Pages 88-102.
		BITTNER, RAY, et al., "Computing kernels implemented with a wormhole RTR CCM", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 98-105.
		BUELL, D., et al. "Splash 2: FPGAs in a Custom Computing Machine -- Chapter 1 -- Custom Computing Machines: An Introduction", Pages 1-11, http://www.computer.org/espress/catalog/bp07413/spls-ch1.html (originally believed published in J. of Supercomputing, Vol. IX, 1995, PP. 219-230.
		CASSELMAN, STEVEN, "Virtual Computing and The Virtual Computer", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 43-48.
		CHAN, PAK, et al., "Architectural tradeoffs in field-programmable-device-based computing systems", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 152-161.
		CLARK, DAVID, et al., "Supporting FPGA microprocessors through retargetable software tools", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 195-103.
		CUCCARO, STEVEN, et al., "The CM-2X: a hybrid CM-2/Xilinx prototype", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 121-130.



		CULBERTSON, W. BRUCE, et al., "Exploring architectures for volume visualization on the Teramac custom computer", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 80-88.
		CULBERTSON, W. BRUCE, et al., "Defining tolerance in the Teramac custom computer", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 116-123.
		DEHON, ANDRE, "DPGA-Coupled microprocessors: commodity IC for the early 21 st century", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 31-39.
		DEHON, A., et al., "MATRIX A Reconfigurable Computing Device with Configurable Instruction Distribution", Hot Chips IX, August 25-26, 1997, Stanford, California, MIT Artificial Intelligence Laboratory.
		DHAUSSY, PHILIPPE, et al., "Global control synthesis for an MIMD/FPGA machine", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 72-81.
		ELLIOTT, DUNCAN, et al., "Computational Ram: a memory-SIMD hybrid and its application to DSP", © 1992 IEEE, Publ. No. 0-7803-0246-X/92, Pages 30.6.1-30.6.4.
		FORTES, JOSE, et al., "Systolic arrays, a survey of seven projects", © 1987 IEEE, Publ. No. 0018-9162/87/0700-0091, Pages 91-103.
		GOKHALE, M., et al., "Processing in Memory: The Terasys Massively Parallel PIM Array" © April 1995, IEEE, Pages 23-31.
		GUNTHER, BERNARD, et al., "Assessing Document Relevance with Run-Time Reconfigurable Machines", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 10-17.
		HAGIWARA, HIROSHI, et al., "A dynamically microprogrammable computer with low-level parallelism", © 1980 IEEE, Publ. No. 0018-9340/80/07000-0577, Pages 577-594.
		HARTENSTEIN, R. W., et al. "A General Approach in System Design Integrating Reconfigurable Accelerators," http://xputers.informatik.uni-kl.de/papers/paper026-1.html , IEEE 1996 Conference, Austin, TX, Oct. 9-11, 1996.
		HARTENSTEIN, REINER, et al., "A reconfigurable data-driven ALU for Xputers", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 139-146.
		HAUSER, JOHN, et al.: "GARP: a MIPS processor with a reconfigurable co-processor", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 12-21.
		HAYES, JOHN, et al., "A microprocessor-based hypercube, supercomputer", © 1986 IEEE, Publ. No. 0272-1732/86/1000-0006, Pages 6-17.
		HERPEL, H. -J., et al., "A Reconfigurable Computer for Embedded Control Applications", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 111-120.
		HOGEL, H., et al., "Enable++: A second generation FPGA processor", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 45-53.
		KING, WILLIAM, et al., "Using MORRPH in an industrial machine vision system". © 1996 IEEE, Publ. No. 08186-7548-9/96, Pages 18-26.
		MANOHAR, SWAMINATHAN, et al., "A pragmatic approach to systolic design", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0463, Pages 463-472.
		MAUDUIT, NICOLAS, et al., "Lneuro 1.0: a piece of hardware LEGO for building neural network systems," © 1992 IEEE, Publ. No. 1045-9227/92, Pages 414-422.
		MIRSKY, ETHAN A., "Coarse-Grain Reconfigurable Computing", Massachusetts Institute of Technology, June 1996.
		MIRSKY, ETHAN, et al., "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 157-166.
		MORLEY, ROBERT E., Jr., et al., "A Massively Parallel Systolic Array Processor System", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0217, Pages 217-225.
		PATTERSON, DAVID, et al., "A case for intelligent DRAM: IRAM", Hot Chips VIII, August 19-20, 1996, Pages 75-94.
		PETERSON, JAMES, et al., "Scheduling and partitioning ANSI-C programs on multi-FPGA CCM architectures", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 178-187.



	SCHMIT, HERMAN, "Incremental reconfiguration for pipelined applications," © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 47-55.
	SITKOFF, NATHAN, et al., "Implementing a Genetic Algorithm on a Parallel Custom Computing Machine", Publ. No. 0-8186-7086-X/95, Pages 180-187.
	STONE, HAROLD, "A logic-in-memory computer", © 1970 IEEE, IEEE Transactions on Computers, Pages 73-78, January 1990.
	TANGEN, UWE, et al., "A parallel hardware evolvable computer POLYP extended abstract", © 1997 IEEE, Publ. No. 0-8186-8159/4/97, Pages 238-239.
	THORNBURG, MIKE, et al., "Transformable Computers", © 1994 IEEE, Publ. No. 0-8186-5602-6/94, Pages 674-679.
	TOMITA, SHINJI, et al., "A computer low-level parallelism QA-2", © 1986 IEEE, Publ. No. 0-0384-7495/86/0000/0280, Pages 280-289.
	TRIMBERGER, STEVE, et al., "A time-multiplexed FPGA", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 22-28.
	UEDA, HIROTADA, et al., "A multiprocessor system utilizing enhanced DSP's for image processing", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0611, Pages 611-620.
	VILLASENOR, JOHN, et al., "Configurable computing", © 1997 Scientific American, June 1997.
	WANG, QUIANG, et al., "Automated field-programmable compute accelerator design using partial evaluation", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 145-154.
	W.H. Mangione-Smith and B.L. Hutchings. Configurable computing: The Road Ahead. In Proceedings of the Reconfigurable Architectures Workshop (RAW'97), pages 81-96, 1997.
	WIRTHLIN, MICHAEL, et al., "The Nano processor: a low resource reconfigurable processor", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 23-30.
	WIRTHLIN, MICHAEL, et al., "A dynamic instruction set computer", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 99-107.
	WITTIG, RALPH, et al., "One Chip: An FPGA processor with reconfigurable logic", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 126-135.
	YAMAUCHI, TSUKASA, et al., "SOP: A reconfigurable massively parallel system and its control-data flow based compiling method", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 148-156.
	"Information Brief", PCI Bus Technology, © IBM Personal Computer Company, 1997, Pages 1-3.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.